added single-clock FIFO with fill state output and neato testbench for it
added embedded sync generation; ADV chip does not yet recognize them properly